This paper concerns some of the theoretical complexity aspects of the reconfigurable network model. The computational power of the model is investigated under several variants, depending on the type of switches (or switch operations) assumed by the network nodes. Computational power is evaluated by focusing on the set of problems computable in constant time in each variant. A hierarchy of such problem classes corresponding to different variants is shown to exist and is placed relative to traditional classes of complexity theory.
Introduction
In sequential computation there is one widely acceptable model, namely, the von-Neumann model. In contrast, there is still no such popular equivalent for parallel computation. In particular, it is not clear which parallel model of computation is the best candidate to bridge the "hardware -software gap," as discussed in [Val90] . The PRAM family is usually considered as the ideal computational environment, for its freedom of restrictions on memory access. At the other extreme, the Fixed Connection Network model (FCN) is viewed to be a "realizable" parallel environment, since each processing element is connected to a constant number of other elements. Recent developments in technology have made several other computational models viable. Such models may be as strong as (or even stronger than) the PRAM model on the one hand, and on the other hand exhibit realizability of the same level as (or even higher than) that of the FCNs.
One of the most promising parallel models of computation is the Reconfiguroble Networks (RN) model. The basic idea of the RN model is to rely on bus communication, and enable flexible connection patterns, by allowing nodes to connect and disconnect their adjacent edges in various patterns. This yields a variety of possible bus topologies for the network, and enables the program to exploit this topological variability in order to speed up the computation.
Informally, a reconfigurable network operates as follows. Essentially, the edges of the network are viewed as building blocks for larger bus components. The network dynamically reconfigures itself at each time step, where an allowable configuration is a partition of the network into several connected components, or, a set of edge-disjoint buses. A crucial point is that the reconfiguration process is carried out locally at each processor (or switch) of the network. That is, at the beginning of each step during the execution of a program on the RN, each switch of the network fixes its local configurotion by partitioning its collection of edges into some combination of subsets. Adjacent edges that are grouped by a switch into the same subset are viewed as (hardware) connected, so that they form a bus. Any processor connected to an edge participating in the construction of a certain bus, may choose to listen to any incoming or passing message transmitted on that bus.
The basic assumption concerning the behavior of the reconfigurable model (as well as any other bus model) is that in any configuration, the time it takes to transmit along any bus is constant, regardless of the bus length. This assumption is theoretically false, as the speed of signals carrying information is bounded by the speed of light, partially explaining why the RN model and other bus models have not gained wide acceptance initially. Recently, however, implementations were suggested for the RN model, involving a variety of newly developed technologies, including optical communication and optical computing devices. Several dynamically reconfiguring machines involving thousands of switches were actually built [TCS89, GK89, LM89, MKS89, WLH+87] , showing that the RN model is implementable in massively parallel architectures.
Motivated by the existing implementations, there has been some work on the algorithmic and computational aspects of the RN model. Nakatani [Nak87] considered comparison-based operations like merging, sorting and selection on reconfigurabl~ arrays. Miller, Stout, Reisis and Kumar [MPRS87] and Reisis and Kumar [RP87] considered parallel computations and data movement operations on the reconfigurable mesh. In a recent series of papers, summarized in [Wan91] , Wang, Chen and others present many constant time algorithms for RNs. In [BS91, Sch91] the parameter of bUB-usage is suggested as a measure for the efficiency of RN algorithms. Other papers consider image processing
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Motivated by the existing implementations, there has been some work on the algorithmic and computational aspects of the RN model. Nakatani [Nak87] considered comparison-based operations like merging, sorting and selection on reconfigurabl~arrays. Miller, Stout, Reisis and Kumar [MPRS87] and Reisis and Kumar [RP87] considered parallel computations and data movement operations on the reconfigurable mesh. In a recent series of papers, summarized in [Wan91] , Wang, Chen and others present many constant time algorithms for RNs. In [BS91, Sch91] the parameter of bUB-usage is suggested as a measure for the efficiency of RN algorithms. Other papers consider image processing and fault tolerance on RNs.
This expanding volume of algorithms and results calls for a more systematic approach and a the oretical evaluation of the classes of problems solvable using RNs. In particular it is evident that RNs solve large sets of problems in constant time. This power is attributed to the exponential number of global configurations that may be taken by the network at each step. When the problem is solvable by reconfiguring locally according to the input, then the global configuration gives the result instan taneously. Thus, for example, it is shown in [BPRS91b] how to sort in constant time using one RN model, and how to solve a PTI ME-complete problem in constant time using another RN model. Some comparisons and simulations of basic RN models are presented there as well.
In an earlier work, Moshell and Rothstein [MR79] investigated the computational complexity of the Bus Automata (BA). The BA model is similar to the RN model. It is composed of ad-dimensional array of finite automata with modifiable channels allowing long-distance communication. Moshell and Rothstein showed that large classes of problems are solvable in constant time on the BA. For example, they showed that the languages recognizable in constant time by a one-dimensional BA are exactly the regular languages.
In this work we extend the ideas from [BPRS91bj in order to evaluate the theoretical power of several different RN models. We concentrate on the classes of problems solvable in constant time.
Our approach, however, is different from the one given in [MR79] in several aspects. In particular, the underlying topologies assumed for the networks are not necessarily uniform arrays (although we do show equivalence in several cases) and the switches differ in their operation on passing messages. We show that variations in the switching assumptions result in variations in the power of the model. Finally, we present results that relate these models to space-bounded Turing machines and parallel complexity classes.
The rest of this work is organized as follows. Section 2 describes the RN model in more detail. In Section 3, the RN model is compared with the PRAM model, and some connections are established between the corresponding complexity classes. In Section 4 similar comparisons are made with respect to Turing-machine based complexity classes. Section 5 concerns the restriction of the RN model to simple two-dimensional mesh topologies. Section 6 considers the non-monotone RN model. Finally, Section 7 concludes with a discussion and some open problems.
Reconfigurable Models of Computation

The General Model
A reconfigurable network (RN) is a network of switches operating synchronously. The switches resid ing at the nodes of the network perform the same program, taking local decisions and calculations according to the input and locally stored data. Input and output locations are specified by the problem to be solved, so that initially, each input bit (or item) is available at a single node of the network, and eventually, each output bit (or item) is stored by one.
A single node of the network consists of a computing unit, a buffer and a switch with reconnection capability. The buffer holds either an input or an output item, or something that was previously read from adjacent buses. The power (instruction set) of the computing unit is not central to the discussion, 2 and fault tolerance on RNs.
This expanding volume of algorithms and results calls for a more systematic approach and a theoretical evaluation of the classes of problems solvable using RNs. In particular it is evident that RNs solve large sets of problems in constant time. This power is attributed to the exponential number of global configurations that may be taken by the network at each step. When the problem is solvable by reconfiguring locally according to the input, then the global configuration gives the result instantaneously. Thus, for example, it is shown in [BPRS91b] how to sort in constant time using one RN model, and how to solve a PTI ME-complete problem in constant time using another RN model. Some comparisons and simulations of basic RN models are presented there as well.
In this work we extend the ideas from [BPRS91b] in order to evaluate the theoretical power of several different RN models. We concentrate on the classes of problems solvable in constant time. Our approach, however, is different from the one given in [MR79] in several aspects. In particular, the underlying topologies assumed for the networks are not necessarily uniform arrays (although we do show equivalence in several cases) and the switches differ in their operation on passing messages. We show that variations in the switching assumptions result in variations in the power of the model. Finally, we present results that relate these models to space-bounded Turing machines and parallel complexity classes.
Reconfigurable Models of Computation
The General Model
A reconfigurable network (RN) is a network of switches operating synchronously. The switches residing at the nodes of the network perform the same program, taking local decisions and calculations according to the input and locally stored data. Input and output locations are specified by the problem to be solved, so that initially, each input bit (or item) is available at a single node of the network, and eventually, each output bit (or item) is stored by one.
A single node of the network consists of a computing unit, a buffer and a switch with reconnection capability. The buffer holds either an input or an output item, or something that was previously read from adjacent buses. The power (instruction set) of the computing unit is not central to the discussion, although it varies from section to section. For example, for the simulations of 'lUring machines by RNs we assume no computation power at all, so that no arithmetic or logic operations are allowed. For the simulations of PRAMs (and by PRAMs) we assume the processor power of the simulating and simulated models to be the same. In many cases, the sole objective of tht: computing unit is to decide the next state of the switch 1 according to the data stored at the local buffer. In simulating other models by RN's, the size of the buffers typically remains small. If a word (whose length is determined by the bus bandwidth) is moved on the bus in a single step, then the size of the buffer need only be a constant number of words.
A single time step of a RN computation is composed of the following substeps.
Substep 1: The network selects a conjigurntion H of the buses, and reconfigures itself to H. This is done by local decisions taken at each switch individually, depending on the input, the contents of messages previously read from adjacent buses and local computation results.
Substep 2: One or more of the processors connected by a bus transmit a message on the bus. These processors are called the speakers of the bus.
Substep 3: Some of the processors connected by the bus attempt to read the message transmitted on the bus by the speaker(s). These processors are referred to as the readers of the bus.
Remark 1: It is sometimes helpful to make use of a message that has no inherent meaning (except for its origin and destination, determined by the bus configuration). Such a message is referred to as a signal. In such cases, information is conveyed by the knowledge of which of the readers succeed in actually detecting the signal.
At each time step, a bus may take one of the following three states: Idle: no processor transmits, Speak: there is a single speaker, and Error: there is more than one speaker. An Error state, reflecting a collision of several speakers, is detectable by all processors connected by the corresponding bus, but the messages are assumed to be destroyed.
Variations on Operations
The general RN model, as presented above, does not specify the exact operation of the switches. As already shown in [BPRS91b] , the specific operation determines the power of the model. We consider four basic variants:
General RN: The switch may partition its collection of edges into any combination of subsets, where all edges in a subset are connected as building blocks for the same bus. Thus the possible configurations are any network partition of edge-disjoint connected subgraphs.
Linear RN (LRN): The switch may partition its collection of edges into any combination of con nected pairs and singletons. Hence buses are of the form of a path (or a cycle) and the global configuration is a partition of the network into paths, or a set of edge-disjoint linear buses. 1 In the sequel, we use the notions of a ,witch, a procellor and a network node interchangeably. 3 although it varies from section to section. For example, for the simulations of Thring machines by RNs we assume no computation power at all, so that no arithmetic or logic operations are allowed. For the simulations of PRAMs (and by PRAMs) we assume the processor power of the simulating and simulated models to be the same. In many cases, the sole objective of tht: computing unit is to decide the next state of the switch 1 according to the data stored at the local buffer. In simulating other models by RN's, the size of the buffers typically remains small. If a word (whose length is determined by the bus bandwidth) is moved on the bus in a single step, then the size of the buffer need only be a constant number of words.
Substep 1: The network selects a configumtion H of the buses, and reconfigures itself to H. This is done by local decisions taken at each switch individually, depending on the input, the contents of messages previously read from adjacent buses and local computation results.
Linear RN (LRN): The switch may partition its collection of edges into any combination of connected pairs and singletons. Hence buses are of the form of a path (or a cycle) and the global configuration is a partition of the network into paths, or a set of edge-disjoint linear buses.
Directed RN (DRN): This model is similar to the Non-Linear RN model, except that edges are directed, so messages travel in one direction only. Consequently, each connected subset of edges is split into in-edges and out-edges. A message entering the switch for the first time via either one of the in-edges, proceeds via all the out-edges connected to it.
Non-Monotone RN (NMRN):
This model is the same as the Directed RN model, but a switch has an additional "inversion" capability. When this operation is activated by the switch, a signal going via the switch is inverted. That is, a "0" ("no signal") turns into a "1" ("signal on") and vice versa.
Note that the notion of a bus for DRNs and NMRNs is somewhat different than that of LRNs and RNs. For DRNs and NMRNs suppose some processor z transmits at time step t, and let H t denote the global configuration that was chosen by the network during step t. Then the message issued by z on some connected set of out-edges reaches the subgraph of H t consisting of all nodes that may be reached from z by a directed path starting at those out-edges. The notion of bus error for DRNs and NMRNs changes, too; a node y detects an error during step t if, in the configuration H t , y is reachable from two different speakers. It may happen that a message issued by some speaker z will be correctly received by a reader, while other readers that are reachable from z detect an error since they are reachable from other speakers too.
Complexity Classes
Let E denote a symbol-set and let E* = Ui~J E i . A problem A is a mapping A : E* ~ E*, Using standard reductions, the discussion can be restricted to Boolean problems A : E* ~ {O, I}. An input-instance I for A is said to be solved by presenting A{I). An RN family, 'R = {RN} N~l, of reconfiguring networks is a set containing a network construction RN for each natural N. We say that the family 'R solves a problem A if for every N, RN solves all size N inputs for A, {I: III = N}.
We consider two measures for computation complexity in the RN model. The description V( R) of a reconfigurable network R, is a list of S = S(R) triplets of the form (x, fX, RUles X ), one for each node x of the network. In this description, x is the node's id, rx is the list of immediate neighbours of x in the underlying topology H, and Rules X is a set of configuration and output rules for x (depending on the inputs, the current time step and the data read from adjacent buses in previous time steps). Since we focus on constant-degree networks and constant-time programs, we may assume that a triplet consists of O(log S) bits. The total network description is thus of size O(Slog S) bits.
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Non-Monotone RN (NMRN):
Note that the notion of a bus for DRNs and NMRNs is somewhat different than that of LRNs and RNs. For DRNs and NMRNs suppose some processor z transmits at time step t, and let H t denote the global configuration that was chosen by the network during step t. Then the message issued by z on some connected set of out-edges reaches the subgraph of H t consisting of all nodes that may be reached from z by a directed path starting at those out-edges. The notion of bus error for DRNs and NMRNs changes, too; a node y detects an error during step t if, in the configuration Ht, y is reachable from two different speakers. It may happen that a message issued by some speaker z will be correctly received by a reader, while other readers that are reachable from z detect an error since they are reachable from other speakers too.
Complexity Classes
Let~denote a symbol-set and let~* = Ui~l~i. A problem A is a mapping A :~* 1--+~*. Using standard reductions, the discussion can be restricted to Boolean problems A :~* Proof: Let R be an N -switch, E-edge RN. A CRCW PRAM algorithm for simulating R is constructed as follows. The PRAM gets as its input both the adjacency matrix of the RN and the input to the RN. Each step of the RN is simulated by the PRAM in four phases as described below.
(1) The first phase incorporates only N of the PRAM processors, each simulating a single switch of R. This phase is dedicated to simulating the internal computation taken by the RN switches, in which the bus splitting, speaking, reading and the (virtual) local configuration are decided.
Once a switch decides on a certain local configuration, its edges are grouped into connected sets.
Thus the global configuration of R can be represented by an augmented graph it by splitting each switch s of R into several logical copies, C(s) = {Sb .. .}, one for each connected component of its edges. Each original RN switch whose degree in R is d, is represented in it by a.t most d nodes. The total number of nodes in this augmented graph it is thus at most 2E, and each of these nodes has 5
The class of reconfigurable networks 'R.N(J(N),g(N)) in the RN model, is the set of families 'R with the following properties: For example, since a switch in the RN model can simulate a switch in the LRN model, we immediately have that for any two functions feN) and g(N),
We also need a notion of uniformity for the time/size functions. A function f( N) is said to be constructible if it is computable by a TM MJ having N as its input and using O(J(N» cells of its working tape.
PRAM Algorithms and RN's
In this section we consider the question of how powerful polynomial size RN's are, compared to parallel models of computation with a shared memory unit. In particular we are interested in the common PRAM model (cf. [KR90] ).
Theorem 3.1 A T-step computation of an N -switch RN with E edges can be simulated by an O(E)processor CRCW PRAM in time OCT log N).
Proof: Let R be an N -switch, E-edge RN. A CRCW PRAM algorithm for simulating R is constructed as follows. The PRAM gets as its input both the adjacency matrix of the RN and the input to the RN. Each step of the RN is simulated by the PRAM in four phases as described below.
Thus the global configuration of R can be represented by an augmented graph it by splitting each switch s of R into several logical copies, C(s) = {st, .. .}, one for each connected component of its edges. Each original RN switch whose degree in R is d, is represented in it by at most d nodes. The total number of nodes in this augmented graph it is thus at most 2E, and each of these nodes has degree at most d. The crucial observation here is that the connected components of il represent the buses in R.
(2) Each of the nodes of il is emulated by a CReW processor. In the second phase, the local configuration of a switch s in R is read by each processor emulating a node Sf E C( s) in il, where Sf connects several of the edges of s. The processor emulating Sf needs also the id of the processors emulating neighbouring nodes. This information is disseminated relatively fast: if d is the highest degree of any switch in R, then the second phase requires O(dlogd) reading steps.
(3) The processors of the CReW PRAM, standing for nodes of the global configuration graph il, construct a balanced spanning tree for each bus (connected component) using the algorithm of [SV82J.
(4) The speakers of each bus use the tree constructed at phase (3) to broadcast messages (and detect errors).
I Theorem 3.2 [BPRS9Jbj AT-step computation of an N -switch LRN with E edges can be simulated by an O(E)-processor EREW PRAM in time O(TlogN).
I Corollary 3.1 [BPRS91bj A problem of input size N that is computable by a T(N)-step, polynomial size LRN (respectively, RN), has an O(T(N)logN)-step EREW (resp., CRCW) PRAM program.
In particular, a problem having O(logK N)-step, polynomial-size LRN's (resp., RN's) with uniformly generated underlying topologies is in (uniform) EREW(K+l) (resp., CRCW(K+1)).
I
In other words, the corollary implies that problems that are "inherently sequential", Le., that are "non parallelizable" using traditional parallel models, maintain this property under the RN and the LRN models. Theorem 4.4 implies that this meta-claim holds for the DRN model, too. In Section 6 it is shown that this is not the case for the NMRN model.
As already mentioned, many problems requiring Q( ~) steps on a CReW PRAM (or Q(log N) steps on an EREW PRAM) with polynomial number of processors, can be computed by a constant time polynomial-size RN. The following theorem shows that this is not the case for the opposite direction. 
Notations and Introduction
Let us first give some notations and review the definitions for the components of the TM M. The reader is referred to [HU79] for an introduction to related terminology that is not explained here 6 degree at most d. The crucial observation here is that the connected components of it represent the buses in R.
(2) Each of the nodes of il is emulated by a CReW processor. In the second phase, the local configuration of a switch s in R is read by each processor emulating a node s' E C( s) in il, where s' connects several of the edges of s. The processor emulating s' needs also the id of the processors emulating neighbouring nodes. This information is disseminated relatively fast: if d is the highest degree of any switch in R, then the second phase requires O(d log d) reading steps.
I Theorem 3.2 (BPRS9Jbj A T-step computation of an N-switch LRN with E edges can be simulated by an O(E)-processor EREW PRAM in time O(TlogN).
I Corollary 3.1 {BPRS91bj A problem of input size N that is computable by a T(N)-step, polynomialsize LRN (respectively, RN), has an O(T(N)logN)-step EREW (resp., CRCW) PRAM progrom. In particular, a problem having O(logK N)-step, polynomial-size LRN's (resp., RN's) with uniformly generoted underlying topologies is in (uniform) EREW(K+l) (resp., CRCW(K+l»).
I
As already mentioned, many problems requiring Q(~) steps on a CReW PRAM (or Q(log N) steps on an EREW PRAM) with polynomial number of processors, can be computed by a constanttime polynomial-size RN. The following theorem shows that this is not the case for the opposite direction. 
Notations and Introduction
Let us first give some notations and review the definitions for the components of the TM M. The reader is referred to [HU79] for an introduction to related terminology that is not explained here (although, for the sake of simplicity, we somewhat deviate from the definitions given there).
A TM has a finite control consisting of a set Q of states, IQI constant, an input tape and a work tape, each tape with its corresponding read/write head. The tape symbols are taken from an alphabet 1: = {0'1' 0'2,' • " O'IEI}' for constant lEI. A single step of the TM consists of any or all of the following operations: change the state of the finite control, read the symbols pointed to by either the input or the work heads, print a new symbol at the location pointed to by the work head, and move the tape heads, independently, one cell left (L) or right (R) or keep them stationary (S).
The TM is formally denoted by a tuple (Q, E, D, b, qo, qa, qr), where bEE is the blank symbol, qo E Q is the initial state, qa, qr E Q are the final states in which the machine terminates its computation when the input string is accepted or rejected, respectively, and D:
the contents of the (entire) work tape, and i (respectively, w) is the tape location to which the input (resp., work) head is pointing. Let M be a TM with an input of size N and a work tape of size f(N).
The number of different valid descriptors for M is bounded (for some constant c 2: 1) by
(1) Suppose a TM M assumes a descriptor d at the beginning of a certain step t of some computation.
Let 6 denote the specialization of the next-move function, D, obtained by fixing the contents of the work tape and the finite-control state according to d. There are at most lEI descriptors that are possible values of 6, i.e., descriptors of the beginning of the next step, depending on the contents of the input tape in the location pointed to by the input head. Similarly, there were at most 9 ·IQI ·IEI valid descriptors for M at the beginning of the previous step, as either of the heads may have moved, and a single location of the work tape and the finite-control state may have changed.
Space Bounded TM's and Size Bounded RN's
The main relation between RN's and TM's is expressed in the following lemma, which is proved below. Here, L is the set of problems solvable by a deterministic TM having O(log N) workspace. 
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(although, for the sake of simplicity, we somewhat deviate from the definitions given there).
A TM has a finite control consisting of a set Q of states, IQI constant, an input tape and a work tape, each tape with its corresponding read/write head. The tape symbols are taken from an alphabet = {0'1' 0'2,' • " O'IEI}' for constant I~I. A single step of the TM consists of any or all of the following operations: change the state of the finite control, read the symbols pointed to by either the input or the work heads, print a new symbol at the location pointed to by the work head, and move the tape heads, independently, one cell left (L) or right (R) or keep them stationary (S).
The TM is formally denoted by a tuple (Q,~, D, b, qo, qa, qr), where b E~is the blank symbol, qo E Q is the initial state, qa, qr E Q are the final states in which the machine terminates its computation when the input string is accepted or rejected, respectively, and D:
the contents of the (entire) work tape, and i (respectively, w) is the tape location to which the input (resp., work) head is pointing. Let M be a TM with an input of size N and a work tape of size feN).
(1)
Suppose a TM M assumes a descriptor d at the beginning of a certain step t of some computa.tion.
Let 6 denote the specialization of the next-move function, 6, obtained by fixing the contents of the work tape and the finite-control state according to d. There are at most I~I descriptors that are possible values of 6, i.e., descriptors of the beginning of the next step, depending on the contents of the input tape in the location pointed to by the input head. Similarly, there were at most 9 ·IQI . I~I valid descriptors for M at the beginning of the previous step, as either of the heads may have moved, and a single location of the work tape and the finite-control state may have changed.
Space Bounded TM's and Size Bounded RN's
The main relation between RN's and TM's is expressed in the following lemma, which is proved below.
Here, L is the set of problems solvable by a deterministic TM having o(log N) workspace. 
I
The remainder of this subsection is dedicated to proving Lemma 4.1. Let us first restate the problem.
We are given a TM, M = (Q,'E,b,b,qo,qr,qa), solving a problem A while using a work space of size O(J(N)), for a constructible feN). Let us denote by MJ the TM that, given N, produces feN) using O(J(N)) space.
We need to show the existence of a uniformly generated family of networks RN in the RN model, where for every N ~ 1, RN solves A for all input instances of size N, and RN is of size O(cJ(N)) for some constant c.
Proof of Lemma 4.1:
The proof is constructive. That is, we show a TM U, that receives N as its input, computes feN) by emulating MJ' and generates the description V(RN) of the network RN as its output while using
The program of RN consists of two steps: initialization and computation. Let us first describe only the part of the network that corresponds to the computation step, and remark on the modifica.tions necessary for the first (initialization) step at the end. 
I
We are given a TM, M = (Q,E,h,b,qO,qr,qa), solving a problem A while using a work space of size O(J(N)), for a constructible feN). Let us denote by Mf the TM that, given N, produces feN) using O(J(N)) space.
We need to show the existence of a uniformly generated family of networks RN in the RN model, where for every N~1, RN solves A for all input instances of size N, and RN is of size O(cf(N)) for some constant c.
Proof of Lemma 4.1:
The proof is constructive. That is, we show a TM U, that receives N as its input, computes feN) by emulating Mf, and generates the description V(RN) of the network RN as its output while using O (J(N) ) space.
The program of RN consists of two steps: initialization and computation. Let us first describe only the part of the network that corresponds to the computation step, and remark on the modifications necessary for the first (initialization) step at the end.
For each descriptor d of the TM M, the network RN contains a corresponding switch, denoted sed). By Eq. (1), the number of different descriptors (hence the size of RN) is bounded by O (N cf(N) ) for some constant c.
An edge connecting two switches s(d), s(d'), represents an allowable transition of M between the corresponding two descriptors d, d'. In the computation step, the switch settings are given by b, the next-move function of M. The function 6 is encoded for each switch sed) in its set RUles d of configuration rules. Thus, Rules d specifies the next descriptor 'Y1 to be assumed by M, depending on the input symbol 0'/ E ~ found on the input tape at the location of the input head while M assumes d.
The description V(RN) output by U consists of a list of triplets ( We may view the edges of RN as though they were directed, since if y is a neighbor of x and appears in r~ut, then x is not in r~t. In this case, we say that the edge (x, y) is virtually directed towards y and virtually directed out of x. Clearly, r~ut nrrn = 0, since otherwise an "infinite loop" may occur in some computation, contradicting the assumption that M always stops after a finite number of moves.
In order for U to generate the description V( RN), it keeps a counter for the descriptors. For each descriptor d, U generates the next descriptors 'Yf, .. " ' Y&I' where ' Yf is generated by emulating M (and its next-state function, 6), starting from the machine configuration given by d, and the input symbol (1j E L This also gives the encoding for Rules d at the computation step, i.e., the configuration rules for the corresponding switch at that step. The set r1n is generated for d in a gradual manner, by adding a new entry d' whenever discovering a descriptor d' from which d may have resulted. Finally, the description of RN includes also a part concerning the initialization step. In particular, for every descriptor d, the neighborhood relation r d contains also a set of edges [d, consisting of edges to two descriptors PREV(d) and BUGG(d), the "previous" and "next" triplets in the description of the RN. That is, we assume that the triplets are generated in batches having the same input head position. Thus the previous and the next triplets always have the same input head location (except for "boundary cases" such as (qo, b, i, I), where bdenotes the work tape full of blanks). The set Rules contains also the configuration rules for the initialization step, to be described directly later.
Suppose RN is constructed from a description generated by U as described above. It We may view the edges of RN as though they were directed, since if y is a neighbor of x and appears in r~ut, then x is not in r~ut. In this case, we say that the edge (x, y) is virtually directed towards y and virtually directed out of x. Clearly, r~ut n r1n = 0, since otherwise an "infinite loop" may occur in some computation, contradicting the assumption that M always stops after a finite number of moves.
In order for U to generate the description V( RN), it keeps a counter for the descriptors. For each descriptor d, U generates the next descriptors 'Yf, .. " 'Y&I' where 'Yf is generated by emulating M (and its next-state function, 6), starting from the machine configuration given by d, and the input symbol OJ E L This also gives the encoding for Rules d at the computation step, Le., the configuration rules for the corresponding switch at that step. The set rtn is generated for d in a gradual manner, by adding a new entry d' whenever discovering a descriptor d' from which d may have resulted. Finally, the description of RN includes also a part concerning the initialization step. In particular, for every descriptor d, the neighborhood relation r d contains also a set of edges [d, consisting of edges to two descriptors PREV(d) and BUGG(d), the "previous" and "next" triplets in the description of the RN. That is, we assume that the triplets are generated in batches having the same input head position. Thus the previous and the next triplets always have the same input head location (except for "boundary cases" such as (qo,b, i, I), where bdenotes the work tape full of blanks). The set Rules contains also the configuration rules for the initialization step, to be described directly later.
Suppose RN is constructed from a description generated by U as described above. It remains to show how it computes A, given an input [ of size N. 
Computation
Step: Suppose a switch sed) received an input symbol (fj E E at the initialization step. Then, during the computation step, sed) connects all its neighbors from rtn together with 11 E r~ut· All other neighbors remain disconnected. After the configuration is set, the switch s(do) corresponding to the descriptor do = (qo, b, 1, I) transmits a signal on the bus it is connected to. Proof: It is rather straightforward to show that the signal is detected by the switch corresponding to the final state which is reached by M on the given input. Informally, a sequence of valid moves of M induces a connected path in RN.
It remains to be shown that the signal can not be detected by any other "final switch". Consider sJ' a switch corresponding to a final state qJ which is not the one reached by M on the given input. Assume by contradiction that sf detects the signal. Thus during the computation step, there is a path E in RN (having no loops) connecting s(do) to sJ. Going along E from s(d o ) to 8J, let 8/ be the last switch corresponding to a descriptor which was assumed by M during its computation on the given input.
The state qJ is final, so the edge in E connecting to sJ must be virtually directed towards sf.
Since there is at most one edge that is both virtually directed out of a switch and is connected at the computation step, then by induction all edges along E are "virtually directed from 8/ towards s j". However this implies that there are two edges virtually directed out of 8/ (one along E and the other along the computation path taken by M), which are connected during the computation step, a contradiction.
I
Having the claim we conclude that at the end of the second step the result is known to both switches corresponding to final states, and may further be broadcast at successive steps. This concludes the proof of Lemma 4.1. The size ofthe network RN, solving all inputs of length N to A, is bounded by some polynomial SeN). Let M~ be a TM that, given N, outputs a description of RN while using at most log SeN) = O(log N) work space. A minor modification of M~ yields a logspace machine ~ that, when given Nand i, 1 $ i $ SeN), outputs the description of the i'th switch in RN including its local configuration during the first computation step.
In general, let M~ denote a logspace machine which, given some input I of size N, outputs the configuration description taken by RN at the (j + l)'st step on the input I. The description includes 10 switches on the linear bus to which it is connected.
Computation
Step: Suppose a switch s(d) received an input symbol (Tj E E at the initialization step. Then, during the computation step, sed) connects all its neighbors from rtn together with /1 E r~ut· All other neighbors remain disconnected. After the configuration is set, the switch s (d o ) corresponding to the descriptor do = (qo,b, 1, 1) transmits a signal on the bus it is connected to. Proof: It is rather straightforward to show that the signal is detected by the switch corresponding to the final state which is reached by M on the given input. Informally, a sequence of valid moves of M induces a connected path in RN.
It remains to be shown that the signal can not be detected by any other "final switch". Consider sf' a switch corresponding to a final state qf which is not the one reached by M on the given input. Assume by contradiction that sf detects the signal. Thus during the computation step, there is a path E in RN (having no loops) connecting s(do) to sf. Going along E from s(do) to Sf, let s/ be the last switch corresponding to a descriptor which was assumed by M during its computation on the given input.
The state qf is final, so the edge in E connecting to Sf must be virtually directed towards Sf. Since there is at most one edge that is both virtually directed out of a switch and is connected at the computation step, then by induction all edges along E are "virtually directed from s/ towards sf". However this implies that there are two edges virtually directed out of Sl (one along E and the other along the computation path taken by M), which are connected during the computation step, a contradiction.
I
Having the claim we conclude that at the end of the second step the result is known to both switches corresponding to final states, and may further be broadcast at successive steps. This concludes the proof of Lemma 4.1. Let M~be a TM that, given N, outputs a description of RN while using at most log SeN) =O(log N) work space. A minor modification of M~yields a logspace machine~that, when given Nand i, 1~i~SeN), outputs the description of the i'th switch in RN including its local configuration during the first computation step.
In general, let M~denote a logspace machine which, given some input I of size N, outputs the configuration description taken by RN at the (j + l)'st step on the input I. The description includes the local configuration taken by every switch at the (j + 1)'st step and the contents of the switch buffers at the beginning of that step. Note that given M~, it is easy to construct a logspace machine M~ that when given N, I and i (for some 1 ~ i ~ SeN)), outputs the configuration of the i'th switch of RN at the (j + 1)'st step of RN'S computation on the input I. Finally, observe that presenting a logspace machine M~ completes the proof, as the description includes also the contents of "output buffers" .
Consider some configuration H of a network R in the LRN model. Given as input the configuration description of H together with the id's of two nodes sand t in R, we construct a logspace machine, Mbuareach, solving the question whether s is connected to t in H. The machine Mbuareach keeps several pointers to the input. For every exit from s, the machine visits node by node the whole linear bus determined in H by this exit. Each node x reached by Mbu8reach is compared to t, and the next node of the bus is determined by the local configuration data of x.
Having defined M~ and M~ for j = 1,2,· .. , d and Mbu8reach, the theorem is proved by induction on d, the number of steps of RN. We construct a logspace machine M~ which, given N and any input instance I of size N, solves A by emulating RN on I. The machine M~ outputs the description of the configuration and the contents of buffers of RN at the beginning of step d +1 (if the computation terminates at step d then only the contents of the buffers is important).
Clearly we have M~. Suppose that we have constructed M~-l By the above discussion, we also have M~-l. The machine M~ uses both logspace machines Mbu8reach and M~-l in order to determine for each switch s its local configuration at step d. This is accomplished by iterating over all switches of RN. For each switch t we iterate over all other switches s, using Mbu8reach to determine if sand tare connected. If s transmits a message during step d and is connected to t then the message is written into the buffers of t. Mbu8reach uses M~-l in order to obtain the local configuration of switches at step d -1 of the emulated network RN.
Note that the construction of M~ uses M~-l rather than M~-l. the local configuration taken by every switch at the (j + l)'st step and the contents of the switch buffers at the beginning of that step. Note that given M~, it is easy to construct a logspace machine M!t that when given N, I and i (for some 1~i~S(N)), outputs the configuration of the i'th switch of RN at the (j + l)'st step of RN'S computation on the input I. Finally, observe that presenting a logspace machine M~completes the proof, as the description includes also the contents of "output buffers" .
Consider some configuration H of a network R in the LRN model. Given as input the configuration description of H together with the id's of two nodes sand t in R, we construct a logspace machine, Mbuareach, solving the question whether s is connected to t in H. The machine Mbu5reach keeps several pointers to the input. For every exit from s, the machine visits node by node the whole linear bus determined in H by this exit. Each node x reached by Mblmeach is compared to t, and the next node of the bus is determined by the local configuration data of x.
Having defined M~and M~for j = 1,2" ", d and Mbu5reach, the theorem is proved by induction on d, the number of steps of RN. We construct a logspace machine M~which, given N and any input instance I of size N, solves A by emulating RN on I. The machine M~outputs the description of the configuration and the contents of buffers of RN at the beginning of step d + 1 (if the computation terminates at step d then only the contents of the buffers is important).
Clearly we have M~. Suppose that we have constructed M~-l By the above discussion, we also have M~-l. The machine M~uses both logspace machines Mbu5reach and M~-l in order to determine for each switch s its local configuration at step d. This is accomplished by iterating over all switches of RN. For each switch t we iterate over all other switches s, using Mbu5reach to determine if sand tare connected. If s transmits a message during step d and is connected to t then the message is written into the buffers of t. Mbuareach uses M~-l in order to obtain the local configuration of switches at step Let RN be a DRN constructed according to the description output by U when given the input N. Again, we have an initialization step and a computation step.
Algorithm NTM_SIMULATION:
The initialization step is the same as the one from the Algorithm TM_SIM ULATION in the proof of Lemma 4.1.
Computation
Step: Suppose a switch s( d) received an input symbol (7j E E at the initialization step. Then, during the computation step, s(d) connects all the in-edges from r1n to all the out-edges from ,1. All other ou t-edges remain disconnected.
After the configuration has been taken, the switch s(do) corresponding to the descriptor do = (qo, h, 1, I) transmits a signal on the bus it is connected to. Let RN be a DRN constructed according to the description output by U when given the input N. Again, we have an initialization step and a computation step.
Algorithm NTM_SIMuLATloN:
The initialization step is the same as the one from the Algorithm TM_SIM U LATION in the proof of Lemma 4.1.
Computation
Step: Suppose a switch sed) received an input symbol (7j E E at the initialization step. Then, during the computation step, s(d) connects aU the in-edges from rtn to all the out-edges from ,t. All other out-edges remain disconnected.
After the configuration has been taken, the switch s(do) corresponding to the descriptor do = (qo, h, 1, I) transmits a signal on the bus it is connected to. As for the other direction, if the signal reaches s( d) then there is a (directed) path E = el, e2, ... , e, from s(do) to sed). Each edge along the path corresponds to a valid move of M on I, hence E corresponds to a sequence of such moves reaching d. I
In particular, Claim 4.2 implies that there is a switch 8 0 corresponding to a final accepting state qa which detects the signal if and only if there is a sequence of choices of moves by M on I leading to qa' This concludes the proof of Lemma 4.3. I It is important to note that Claim 4.2 does not hold when the undirected RN model is used. This is because the signal transmitted by s(d o ) may take in-edges in the "opposite" direction and hence reach switches corresponding to descriptors that may not be reached by M in a valid sequence of moves. This is actually an inherent problem of the RN model; when taking some configuration, the switch can not control the exits that an incoming signal may take. This observation may lead to upper bounds on the computational power of the RN model in order to "separate" it from the DRN model. steps. Recall that the "answer" to A is either a "1" or a "0". We say that the machine outputs a 1 (respectively, 0) if it terminates in the accept state qa (resp., the reject state qr). A non-deterministic machine N M~ solving (alliength-N inputs of) A may reject when given an input instance I (oflength N) for which the answer is a 1. The machine should always accept when the answer is a O. Moreover, N M~ should have a sequence of choices of moves leading to an accepting state if the answer is a 1.
The construction of N M~ is similar to that of M~ in the proof of Theorem 4.2, except that the logspace machine Mbusreach given there is replaced by a non-deterministic logspace machine N Mbusreach. Let H denote some configuration of a network R in the DRN model. When the configuration description of H together with the id's of two nodes sand t in R, are given as an input instance, N Mbusreach determines whether there is a (directed) bus in R, starting at 8 and reaching t. N Mbusreach outputs one of the following three values (or their representatives in E) by actually writing on the work tape: 0, if there is no bus leading from 8 to t, 1, if there exists such a bus, and 2, if the answer is not determined by the machine.
Given N Mbusreach, the construction of N M~ follows that of M~, where calls to Mbusreoch are replaced by ca.lls to N Mbusreach. The only difference is that if N Mbusreach outputs a "2" value then N M~ enters the reject state immediately. Otherwise, the computation proceeds as described in the proof of Theorem 4.2.
It remains to show the construction of N Mbusreach. We observe that when each network node is replaced by a cluster of (a constant number of) graph nodes, each holding a single set of connected edges, then N Mbulreoch actually addresses the reachability problem: "given two nodes 8, t in a directed graph G, is there a (directed) path starting at 8 and leading to t?". Obviously, the original directednetwork reachability problem is of the same complexity as the graph reachability problem. Reachability is known to be (complete) in N L, thus there is a non-deterministic logspace Turing machine N Mreoch computing it. On the way to proving that N L = Co-N L [Imm88, Sze88] , it is shown in [Imm88] that the opposite question, namely the directed unreachability problem, is also in N L. This is established by presenting a non-deterministic logspace Turing machine N Munreoch computing unreachability. Our machine N Mbusreoch uses both N Mreoch and N Munreoch on its input (viewed as the graph reachability problem). It outputs a 0 if N Munreach accepts, a 1 if N Mreach accepts, and a 2 if both N Mreoch and N Munreach reject.
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In particular, Claim 4.2 implies that there is a switch 8 0 corresponding to a final accepting state qa which detects the signal if and only if there is a sequence of choices of moves by M on I leading to qa' This concludes the proof of Lemma 4.3. I It is important to note that Claim 4.2 does not hold when the undirected RN model is used. This is because the signal transmitted by s(d o ) may take in-edges in the "opposite" direction and hence reach switches corresponding to descriptors that may not be reached by M in a valid sequence of moves. This is actually an inherent problem of the RN model; when taking some configuration, the switch can not control the exits that an incoming signal may take. This observation may lead to upper bounds on the computational power of the RN model in order to "separate" it from the DRN model. Proof: As the proof is similar to that of Theorem 4.2, we describe here only the necessary modifications. Let A be a problem solvable by the family 'RA = {RN }N~l in the DRN model in d = 0(1) steps. Recall that the "answer" to A is either a "1" or a "0". We say that the machine outputs a 1 (respectively, 0) if it terminates in the accept state qo (resp., the reject state qr)' A non-deterministic machine N M~solving (alliength-N inputs of) A may reject when given an input instance I (oflength N) for which the answer is a 1. The machine should always accept when the answer is a O. Moreover, N M~should have a sequence of choices of moves leading to an accepting state if the answer is a 1.
The construction of N M~is similar to that of M~in the proof of Theorem 4.2, except that the logspace machine Mbusreach given there is replaced by a non-deterministic logspace machine N Mbusreach. Let H denote some configuration of a network R in the DRN model. When the configuration description of H together with the id's of two nodes sand t in R, are given as an input instance, N Mbusreach determines whether there is a (directed) bus in R, starting at s and reaching t. N Mbusreoch outputs one of the following three values (or their representatives in E) by actually writing on the work tape: 0, if there is no bus leading from s to t, 1, if there exists such a bus, and 2, if the answer is not determined by the machine.
Given N Mbusreach, the construction of N M~follows that of M~, where calls to Mbusreoch are replaced by calls to N Mbusreach. The only difference is that if N Mbusreoch outputs a "2" value then N M~enters the reject state immediately. Otherwise, the computation proceeds as described in the proof of Theorem 4.2.
It remains to show the construction of N Mbusreoch. We observe that when each network node is replaced by a cluster of (a constant number of) graph nodes, each holding a single set of connected edges, then N Mbuneoch actually addresses the reachability problem: "given two nodes 8, t in a directed graph G, is there a (directed) path starting at s and leading to t?". Obviously, the original directednetwork reachability problem is of the same complexity as the graph reachability problem. Reachability is known to be (complete) in N L, thus there is a non-deterministic logspace Turing machine N Mreach computing it. On the way to proving that N L = Co-N L [Imm88, Sze88] , it is shown in [Imm88] that the opposite question, namely the directed unreachability problem, is also in N L. This is established by presenting a non-deterministic logs pace Turing machine N Munreoch computing unreachability. Our machine N Mbusreoch uses both N Mreach and N Munreoch on its input (viewed as the graph reachability problem). It outputs a 0 if N Munreoch accepts, a 1 if N Mreoch accepts, and a 2 if both N Mreoch and N Munreoch reject.
I 5 Finally we note that, although no direct simulation is shown, the equivalence of DRN(O(l), poly(N» and N L implies that DRN(O(1),poly(N» ~ CRCW 1 (cf. [KR90] ).
Universality of the Mesh
In this section we show that the two-dimensional mesh is computation universal and achieves high speedup. We say that a problem A is in the dass Mesh_LRN(t(N),r(N),c(N» if for each N, the r(N) x c(N) mesh solves all size N inputs to A in teN) steps. Similar definitions apply for the RN, DRN and NMRN models. Let us first review several results for the LRN model.
We follow [KR90] for the definitions of circuits and their depth. Given a family of (bounded fan-in)
The size of a circuit is its number of edges. A circuit C of size ICI is uniform if its description can be generated by a TM using O(log IC\) workspace. A problem A is in CKT(D(N» if there is a family of uniform circuits {CN}N~l in CKT(D(N», that solves A. In fact, the result is stronger: there exist uniform "universal" constructions computing all functions of the same circuit complexity. The following lemma, the construction and the reconfiguring program that follows, all use the constructions of Barrington [Bar86] and the subsequent [CL89, Cle90] . It is important to note that the results are constructive: it is actually shown how to compile a formula into the corresponding LRN program. The above results can be used to prove the universality of the mesh, as follows. Proof: The construction of the rectangle is similar to the universal LRN construction of [BPRS91b] (also cf. [Sch91] ). The K to K permutation networks that are used therein are replaced by K x K meshes. Note that the LRN mesh supports any permutation of the leftmost column switches to the rightmost column switches in a single step (given that the local configurations are computed in advance).
14 Finally we note that, although no direct simulation is shown, the equivalence of DRN(O(l), poly(N)) and N L implies that DRN(O(I),poly(N)) <;;, CRCW l (ef. [KR90] ).
In this section we show that the two-dimensional mesh is computation universal and achieves high speedup. We say that a problem A is in the class Mesh_LRN(t(N),r(N),c(N) ) if for each N, the T(N) x c(N) mesh solves all size N inputs to A in teN) steps. Similar definitions apply for the RN, DRN and NMRN models. Let us first review several results for the LRN model.
We follow [KR90] for the definitions of circuits and their depth. Given a family of (bounded fan-in) circuits C = {Ci}, i~1, we say that C is in C KT(D(N) ) if the depth of CN is O(D(N) ) for each N.
The size of a circuit is its number of edges. A circuit C of size ICI is uniform if its description can be generated by a TM using O(log IC\) workspace. A problem A is in CKT (D(N) ) if there is a family of uniform circuits {CN}N>l in CKT(D(N) ), that solves A.
In particular, putting deN) = O(log N) or deN) = O(log2 N) we have O(N 1o gN) ).
In fact, the result is stronger: there exist uniform "universal" constructions computing all functions of the same circuit complexity. The following lemma, the construction and the reconfiguring program that follows, all use the constructions of Barrington [Bar86] and the subsequent [CL89, Cle90] . It is important to note that the results are constructive: it is actually shown how to compile a formula into the corresponding LRN program. Proof: The construction of the rectangle is similar to the universal LRN construction of [BPRS91b] (also ef. [Sch91] ). The K to K permutation networks that are used therein are replaced by K x K meshes. Note that the LRN mesh supports any permutation of the leftmost column switches to the rightmost column switches in a single step (given that the local configurations are computed in advance).
For all problems having circuits of depth clog N, the universal rectangle is composed of an initializing network and a row of N(I+t)c meshes of size K x K. The row of meshes is easily embedded in a rectangle of size K x K . N(1+t)c.
The initializing network carries the switching information necessary to determine the permutations to be taken by the K X K meshes. This information consists of both the bits that are determined by the emulated circuit and the N bits composing the input instance to the problem. The bulk of the input, namely the circuit data, determine the choice of two specific permutations for each K x K mesh. We assume that this information is computed and is distributed in advance. In other words, we assume that it is known which problem is to be solved.
The N input bits are used in each K x K mesh for choosing one of the two permutations. Note that by the construction of the universal LRN (see [BPRS91b, Sch91] ), a single mesh uses only a single input bit in order to determine which ofthe two permutations is appropriate. There may be, however, many meshes using the same input bits. Hence the initializing network is constructed of N buses that are wired along the row of meshes. These carry the input bits and are read at the appropriate columns.
The total width of the construction is N. The K rows of the computing network are also used for the initialization step. The construction length is K N(1+t)c. Note that we assume K :5 N. Indeed, minimizing the number of switches involved by using the relation given in [BPRS91b, Theorem 4.3], we find that K = O(2\o!2clo g N) and (; = J2/(clog N) are the optimal choices. Since the size of the input necessitates a rectangle of width at least N, it is possible to reduce (; further by choosing K = N and (; = 2/(log N -2).
I
Suppose that we would like to compute some function having a circuit of depth O(clog N) on a given LRN mesh M whose dimensions are fixed (and are not a function of N). Let L 1 X L 2 be the dimensions of M. The N X K N (I +t)c rectangle used in Theorem 5.2 may be embedded on M, e.g. in a snake-like form. If the rectangle fits into M as a whole, then we are done. As N gets larger, however, computation can not be completed in a single sweep. Rather, it is executed in supersteps. Each superstep involves the embedding of part of the rectangle on M, sending the inputs to the embedded columns and computing by sending the signal along the embedded part of the rectangle. The signal is transmitted from a switch at the first (embedded) column. The switch detecting it on the last (embedded) column is recorded and is used for transmission at the next superstep.
There are several cases to consider while setting the parameters involved in the simulation. If L 1 ~ Nand L 2 > 2N then the embedding and simulation is as described above. We need L1 ~ N for the width of the rectangle and we need L 2 > 2N for the "curves" of the embedded rectangle. For all problems having circuits of depth clog N, the universal rectangle is composed of an initializing network and a row of N(I+t)c meshes of size K x K. The row of meshes is easily embedded in a rectangle of size K x K . N(1+t)c.
The total width of the construction is N. The K rows of the computing network are also used for the initialization step. The construction length is K N(I+t)c. Note that we assume K S; N. Indeed, minimizing the number of switches involved by using the relation given in [BPRS91b, Theorem 4.3], we find that K = O(2"hclo g N) and f = J2/(clog N) are the optimal choices. Since the size of the input necessitates a rectangle of width at least N, it is possible to reduce f further by choosing K = N and f = 2/(log N -2). I Suppose that we would like to compute some function having a circuit of depth O(clogN) on a given LRN mesh M whose dimensions are fixed (and are not a function of N). Let L 1 X L2 be the dimensions of M. The N x K N(l+t)c rectangle used in Theorem 5.2 may be embedded on M, e.g. in a snake-like form. If the rectangle fits into M as a whole, then we are done. As N gets larger, however, computation can not be completed in a single sweep. Rather, it is executed in supersteps. Each superstep involves the embedding of part of the rectangle on M, sending the inputs to the embedded columns and computing by sending the signal along the embedded part of the rectangle. The signal is transmitted from a switch at the first (embedded) column. The switch detecting it on the last (embedded) column is recorded and is used for transmission at the next superstep.
There are several cases to consider while setting the parameters involved in the simulation. If L 1~N and L 2 > 2N then the embedding and simulation is as described above. We need L 1~N for the width of the rectangle and we need L 1 > 2N for the "curves" of the embedded rectangle. The requirements L 2 > 2N and L 1~N may be eased considerably, by choosing K <: N. Then, we need L 1 > 2K and L 1~K . The price for this modification is in the original rectangle construction becoming longer, so that the computation takes more steps. Also, since there are less than N rows in the embedded rectangle, inputs are transmitted in N/ L 1 steps. Input i is read at step j +1 by all the switches of row p of M, where i == p (mod Ld. This input procedure is executed only once at the beginning of the computation.
Observe that in the above setting there may be up to LtlK rectangle columns embedded on the same column of M. These may be seeking for different input bits. Since K consecutive columns seek for the same input bit, if L 1 / K ~ N K / L 1 then there is enough time for all embedded columns to get their inputs during the input procedure. If, on the other hand, LtlK > N K / L 1 then there is a need to either spend more time on the input procedure or on the computation part. (L 2 -2K) )) steps. I Using the construction of Cai and Lipton [CL89] , this bound can be improved further for the case K ~ 5. The computation takes O(N/ L 1 +N1. 81c / (L 1 (L 2 -2K) )) steps on the L 1 X L 2 LRN mesh.
We now turn to showing that in the RN model, any general network R can be simulated by a mesh M whose size is approximately the square of that of R's size. We denote by s~ the k'th switch of R, and by s~ the (i,j)'th switch of the mesh M.
Algorithm UNIFORM_RN:
The algorithm is composed of two parts per each emulated step, an initialization part and an emulation part. The initialization part involves several steps, while the emulation part involves a single emulation step. During the steps of the initialization (except for the emulation of the first step) the configurations connect each row in a linear bus, while disconnecting "vertical" connections. Information is transmitted by several switches of the row and gathered by all others.
Initialization part: We describe in detail the initialization part of step t, for some t > 1. Suppose that ej and ej are connected to the same switch of R. Then, at some step of the initialization part, s~ transmits on row i any message that it "read" on column j during the emulation part of the emulated step t -1. We note that the order of transmission on the i'th row during the initialization part may 16 Observe that in the above setting there may be up to LtfK rectangle columns embedded on the same column of M. These may be seeking for different input bits. Since K consecutive columns seek for the same input bit, if L 1 1K~N KILl then there is enough time for all embedded columns to get their inputs during the input procedure. If, on the other hand, LtfK > N KILl then there is a need to either spend more time on the input procedure or on the computation part. We now turn to showing that in the RN model, any general network R can be simulated by a mesh M whose size is approximately the square of that of R's size. Basically, the i'th column and the i'th row provide M with the communication channel supported in R by the edge ej. Their intersection with the other columns and rows is connected if the corresponding edges are connected to ej at the simulated step. Suppose that the columns and rows of M are connected in this way. Then by ind uction on the distance of ej and ej, it can be shown that the switches of row and column j read a message issued by a switch of row Icolumn i if and only if ej and ej belong to the same connected component (in R, during the simulated step).
We denote by s~the k'th switch of R, and by s~the (i,j)'th switch of the mesh M.
Initialization part: We describe in detail the initialization part of step t, for some t > 1. Suppose that ej and ej are connected to the same switch of R. Then, at some step of the initialization part, st ransmits on row i any message that it "read" on column j during the emulation part of the emulated step t -1. We note that the order of transmission on the i'th row during the initialization part may be determined in advance when the network is constructed, or simply by the natural order of id's of edges incident to ei in R. Also, since R has constant degree, the number of transmitting switches during this part (for any row) is bounded by 0(1).
Emulation part: Let ei = (sft, sf2)' As a result of the initialization part, each switch of row i of M stores all the data that is stored by sft and sf2 after the (t-1)'st step. The switch s~ emulates the configuration decision taken by the switch connecting (or disconnecting) ei and ej' If the configuration connects ei and ej in R during the t'th step, then s~ connects all its edges during the emulation step. Else it connects its row edges to each other, and likewise for its column edges.
For a switch sf, let ei be an edge that is attached to it in R. Suppose ej is connected by sf with several other edges at the emulated step t. Suppose also that in that set of connected edges, ei is the edge having the lowest-id. Using the information read during the initialization part, sf;r also decides to transmit a message m at the emulation step, depending on whether sf transmits m at the emulated step on the set of edges to which ei is connected.
It is left to show how the initialization part of the emulation of the first step is carried out. The main issue involves making the inputs that appear in R at some switch sf known to all the switches in the rows of M corresponding to all the edges attached to sf. These inputs appear at stf in M, where e/ is an arbitrary edge incident to sf. During the first step (of the initialization part of the emulation of the first emulated step) sri transmits the inputs on column I of M, where it is read by all the switches. Suppose em = (sft, s~) and suppose that the inputs that appear in sft and s~ in R, appear in sf'f./I' Srt, I2' in M. Then after the first step the inputs that are required at row m are known to S~,/I' S~./2' Next these switches transmit the inputs on row m (in a pre-determined order) so that all the switches of that row read them.
I
N on-Monotonic Reconfiguring Networks
This section investigates the power of the NMRN model. It is instructive to note that although this model is the most popular for implementations (e.g. [GK89] ), it is also more powerful than the commonly accepted parallel models (assuming PT1ME ::f. N C), even those equipped with a shared memory unit. The main result of this section is the following theorem. Theorem 6.1 PTIME = NMRN(O(l),poly(N».
One direction of the theorem is implied by the following lemma: 
I
In particular, if the RN model allows for buses of polynomial length then every problem in PTI ME can be simulated in this way in constant time, although the simulation is not "uniform" or universal, be determined in advance when the network is constructed, or simply by the natural order of id's of edges incident to ej in R. Also, since R has constant degree, the number of transmitting switches during this part (for any row) is bounded by 0(1).
Emulation part: Let ej = (sft, sf2)' As a result of the initialization part, each switch of row i of M stores all the data that is stored by sft and s~after the (t-l)'st step. The switch s~emulates the configuration decision taken by the switch connecting (or disconnecting) ej and ej' If the configuration connects ej and ej in R during the t'th step, then s~connects a.ll its edges during the emulation step.
Else it connects its row edges to each other, and likewise for its column edges.
For a switch sf, let ej be an edge that is attached to it in R. Suppose ej is connected by sf with several other edges at the emulated step t. Suppose also that in that set of connected edges, ej is the edge having the lowest-id. Using the information read during the initialization part, sfJ also decides to transmit a message m at the emulation step, depending on whether sf transmits m at the emulated step on the set of edges to which ej is connected.
It is left to show how the initialization part of the emulation of the first step is carried out. The main issue involves making the inputs that appear in R at some switch sf known to all the switches in the rows of M corresponding to a.ll the edges attached to sf. These inputs appear at stJ in M, where e/ is an arbitrary edge incident to sf. During the first step (of the initialization part of the emulation of the first emulated step) sri transmits the inputs on column I of M, where it is read by a.ll the switches. Suppose em = (s~, s~) and suppose that the inputs that appear in s~and s~in R, appear in sftII' sM/2' ... in M. Then after the first step the inputs that are required at row m are known to S~:II' S~./2' ••.. Next these switches transmit the inputs on row m (in a pre-determined order) so that all the switches of that row read them.
N on-Monotonic Reconfiguring Networks
This section investigates the power of the NMRN model. It is instructive to note that although this model is the most popular for implementations (e.g. [GK89] ), it is also more powerful than the commonly accepted parallel models (assuming PT1ME :f. N e), even those equipped with a shared memory unit. The main result of this section is the following theorem. Theorem 6.1 PTIME = NMRN(O(l),poly(N)).
I
In particular, if the RN model a.llows for buses of polynomial length then every problem in PTI ME can be simulated in this way in constant time, although the simulation is not "uniform" or universal, 7 and each circuit needs to be simulated individually. Since any problem A in PT1ME is solvable by a family of circuits CA of polynomial depth, we immediately have the first direction of Theorem 6.1, namely, PTIME ~ NMRN(O(I),poly(N)). Lemma 6.1 implies that the Circuit Value Problem (GVP) can be solved in constant time by a non monotonic RN. However, this result has a somewhat non-uniform flavor. As a more illustrative example to the power of non monotonic RN, let us consider the well studied problem of computing the Lexicographically-First Maximal Independent Set (Lex-MIS) in a given graph. This problem is often used as a canonical example for a PTIME-complete problem just as is the CVP. In [BPRS91bJ it is shown that Lex -MIS can be solved in constant time by a v'N X v'N mesh in the N M RN model. Lemma 6.2 [BPRS91bJ Lex -MIS E Mesh_NMRN(O(l),VN,VN) . A has a family R = {RN}N~l in the NMRN model, which is uniformly generated by some Turing machine Tn. The emulation begins by producing the network description D( RN) for the appropriate N, by an application of Tn. Given the initial description of the network (or given its description for any time t), and the input instance, a polynomial TM emulates the computation of every switch, producing a description of the network configuration at the beginning of the second step (resp., at the beginning of the (t +1)'st step). Broadcasting messages at any step involves, say, a depth-first scan of the connected components.
This concludes the proof of Eq. (2), and hence Theorem 6.1.
Summary and Open Questions
Our results for the relations between reconfigurable complexity classes and parallel and traditional complexity classes are summarized in Figure 1 and each circuit needs to be simulated individually. Since any problem A in PT1ME is solvable by a family of circuits CA of polynomial depth, we immediately have the first direction of Theorem 6.1, namely, PTIME~NMRN(O(1),poly(N». Lemma 6.1 implies that the Circuit Value Problem (GVP) can be solved in constant time by a non monotonic RN. However, this result has a somewhat non-uniform flavor. As a more illustrative example to the power of non monotonic RN, let us consider the well studied problem of computing the Lexicographically-First Maximal Independent Set (Lex-MIS) in a given graph. This problem is often used as a canonical example for a PTIME-complete problem just as is the CVP. In ( RN) for the appropriate N, by an application of T'R. Given the initial description of the network (or given its description for any time t), and the input instance, a polynomial TM emulates the computation of every switch, producing a description of the network configuration at the beginning of the second step (resp., at the beginning of the (t + 1)'st step). Broadcasting messages at any step involves, say, a depth-first scan of the con'nected components.
I 7 Summary and Open Questions
Our results for the relations between reconfigurable complexity classes and parallel and traditional complexity classes are summarized in Figure 1 . Established connections are drawn by arrows. DOWDward vertical arrows hold trivially and are omitted.
The importance of these relations is in indicating how hard a problem may turn to be. For example, consider the Transitive Closure (TG) problem. Wang and Chen [WC90aJ showed that
The TC problem is related to the st connectivity problem: "given two nodes s, t in a graph G, is there a path starting at s and leading to t?". The solution of the TC for a graph G gives the answer for this problem for all pairs of nodes sand t in G. The s -t connectivity problem is known to be in RL. Showing TC E LRN(O(l),poly(N» would put TC in L, resolving a long-standing problem. Thus, although the constant time RN algorithm for TC is not very complicated, we expect a solution for TC in the (constant-time polynomial-size) LRN model to be either very difficult or impossible.
There are many other open questions. For example, the relation of the RN model to CREW PRAM models is not fully understood. Also open is the status of the following containments. The informal statement of these questions reflects the search for a deeper understanding of the role of switch operation in determining the power of the model. The results of this paper show that the answers correspond to complex issues in the theory of computational complexity.
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NMRN"
• PTIME 
20
Technion -Computer Science Department -Technical Report CS0705.revised -1991
